December 31, 2018 Thesis Open Access

Eyob Gedlie

DCAT Export

<?xml version='1.0' encoding='utf-8'?>
<rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:adms="http://www.w3.org/ns/adms#" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:dct="http://purl.org/dc/terms/" xmlns:dctype="http://purl.org/dc/dcmitype/" xmlns:dcat="http://www.w3.org/ns/dcat#" xmlns:duv="http://www.w3.org/ns/duv#" xmlns:foaf="http://xmlns.com/foaf/0.1/" xmlns:frapo="http://purl.org/cerif/frapo/" xmlns:geo="http://www.w3.org/2003/01/geo/wgs84_pos#" xmlns:gsp="http://www.opengis.net/ont/geosparql#" xmlns:locn="http://www.w3.org/ns/locn#" xmlns:org="http://www.w3.org/ns/org#" xmlns:owl="http://www.w3.org/2002/07/owl#" xmlns:prov="http://www.w3.org/ns/prov#" xmlns:rdfs="http://www.w3.org/2000/01/rdf-schema#" xmlns:schema="http://schema.org/" xmlns:skos="http://www.w3.org/2004/02/skos/core#" xmlns:vcard="http://www.w3.org/2006/vcard/ns#" xmlns:wdrs="http://www.w3.org/2007/05/powder-s#">
  <rdf:Description rdf:about="https://doi.org/10.20372/nadre:5730">
    <rdf:type rdf:resource="http://www.w3.org/ns/dcat#Dataset"/>
    <dct:type rdf:resource="http://purl.org/dc/dcmitype/Text"/>
    <dct:identifier rdf:datatype="http://www.w3.org/2001/XMLSchema#anyURI">https://doi.org/10.20372/nadre:5730</dct:identifier>
    <foaf:page rdf:resource="https://doi.org/10.20372/nadre:5730"/>
    <dct:creator>
      <rdf:Description>
        <rdf:type rdf:resource="http://xmlns.com/foaf/0.1/Agent"/>
        <foaf:name>Eyob Gedlie</foaf:name>
      </rdf:Description>
    </dct:creator>
    <dct:title>Investigation of Soft Neural Network Algorithm Implement to Analog Electronics Devices</dct:title>
    <dct:publisher>
      <foaf:Agent>
        <foaf:name>Zenodo</foaf:name>
      </foaf:Agent>
    </dct:publisher>
    <dct:issued rdf:datatype="http://www.w3.org/2001/XMLSchema#gYear">2018</dct:issued>
    <dct:issued rdf:datatype="http://www.w3.org/2001/XMLSchema#date">2018-12-31</dct:issued>
    <owl:sameAs rdf:resource="https://nadre.ethernet.edu.et/record/5730"/>
    <adms:identifier>
      <adms:Identifier>
        <skos:notation rdf:datatype="http://www.w3.org/2001/XMLSchema#anyURI">https://nadre.ethernet.edu.et/record/5730</skos:notation>
        <adms:schemeAgency>url</adms:schemeAgency>
      </adms:Identifier>
    </adms:identifier>
    <dct:isVersionOf rdf:resource="https://doi.org/10.20372/nadre:5729"/>
    <dct:isPartOf rdf:resource="https://nadre.ethernet.edu.et/communities/aau"/>
    <dct:isPartOf rdf:resource="https://nadre.ethernet.edu.et/communities/zenodo"/>
    <dct:description>&lt;p&gt;The implementation of neural systems is presented in this paper. The thesis focuses on&lt;br&gt; implementations where the algorithms and their physical support are tightly coupled. This thesis&lt;br&gt; describes a neural network intelligent, application, soft-algorithm to implement to hardware&lt;br&gt; electronics device. With the emerging of Integrated Circuit, any design with large number of&lt;br&gt; electronic components can be squeezed into a tiny chip area with minimum power requirements,&lt;br&gt; which leads to integration of innumerable applications so as to design any electronic consumer&lt;br&gt; product initiated in the era of digital convergence. One has many choices for selecting either of&lt;br&gt; these reconfigurable techniques based on Speed, Gate Density, Development, Prototyping,&lt;br&gt; simulation time and cost. This thesis describes the implementation in hardware of an Artificial&lt;br&gt; Neural Network with an Electronic circuit made up of Op-amps. The implementation of a Neural&lt;br&gt; Network in hardware can be desired to benefit from its distributed processing capacity or to avoid&lt;br&gt; using a personal computer attached to each implementation. The hardware implementation is based&lt;br&gt; in a Feed Forward Neural Network, with a hyperbolic tangent as activation function, with floating&lt;br&gt; point notation of single precision. The device used was an electronic circuit made with Op-amps&lt;br&gt; The Proteus Software version 8.0 was used to validate the implementation results of the hardware&lt;br&gt; circuit. The results show that the implementation does not introduce a noticeable loss of precision&lt;br&gt; but is slower than the software implementation running in a PC.&lt;/p&gt;</dct:description>
    <dct:accessRights rdf:resource="http://publications.europa.eu/resource/authority/access-right/PUBLIC"/>
    <dct:accessRights>
      <dct:RightsStatement rdf:about="info:eu-repo/semantics/openAccess">
        <rdfs:label>Open Access</rdfs:label>
      </dct:RightsStatement>
    </dct:accessRights>
    <dcat:distribution>
      <dcat:Distribution>
        <dct:rights>
          <dct:RightsStatement rdf:about="http://www.opendefinition.org/licenses/cc-by">
            <rdfs:label>Creative Commons Attribution</rdfs:label>
          </dct:RightsStatement>
        </dct:rights>
        <dcat:accessURL rdf:resource="https://doi.org/10.20372/nadre:5730"/>
      </dcat:Distribution>
    </dcat:distribution>
    <dcat:distribution>
      <dcat:Distribution>
        <dcat:accessURL rdf:resource="https://doi.org/10.20372/nadre:5730"/>
        <dcat:byteSize>647925</dcat:byteSize>
        <dcat:downloadURL rdf:resource="https://nadre.ethernet.edu.et/record/5730/files/f1042664640.pdf"/>
        <dcat:mediaType>application/pdf</dcat:mediaType>
      </dcat:Distribution>
    </dcat:distribution>
  </rdf:Description>
</rdf:RDF>